fish/immortalwrt
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ramips: mt7621 OC 1000 MHz

Browse Source
This commit is contained in:
LGA1150 2020-11-25 12:36:05 +08:00 committed by Tianling Shen
parent 049f877922
commit a3caa4520e
No known key found for this signature in database
GPG Key ID: 6850B6345C862176
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
target/linux/ramips/patches-5.4/102-mt7621-fix-cpu-clk-add-clkdev.patch
View File

@ -65,7 +65,7 @@
#define MT7621_GPIO_MODE_UART1 1
#define MT7621_GPIO_MODE_I2C 2
#define MT7621_GPIO_MODE_UART3_MASK 0x3
@@ -111,49 +111,89 @@ static struct rt2880_pmx_group mt7621_pi
@@ -111,49 +111,98 @@ static struct rt2880_pmx_group mt7621_pi
{ 0 }
};
@ -154,6 +154,15 @@
- cpu_clk = 20 * fbdiv * 1000 * 1000;
- }
+ pll = rt_memc_r32(MEMC_REG_CPU_PLL);
+ if ((pll & 0x7f0) == 0x2b0) {
+ volatile u32 i;
+
+ pr_info("CPU Clock: 880MHz, start overclocking\n");
+ pll &= ~0x7ff;
+ pll |= 0x312;
+ rt_memc_w32(pll, MEMC_REG_CPU_PLL);
+ for (i = 0; i < 1000; i++);
+ }
+ fbdiv = (pll >> CPU_PLL_FBDIV_SHIFT) & CPU_PLL_FBDIV_MASK;
+ prediv = (pll >> CPU_PLL_PREDIV_SHIFT) & CPU_PLL_PREDIV_MASK;
+ cpu_clk = ((fbdiv + 1) * xtal_clk) >> prediv_tbl[prediv];