98f73552a7
Fix PCIe initialization on AR934x by clearing PLL_PWD bit in addition to PPL(PLL?)_RESET bit of AR724x. Refresh patches by `make target/linux/refresh`. Signed-off-by: INAGAKI Hiroshi <musashino.open@gmail.com> Link: https://github.com/openwrt/openwrt/pull/15432 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
21 lines
736 B
Diff
21 lines
736 B
Diff
From: Christian Lamparter <chunkeey@gmail.com>
|
|
Subject: [PATCH] ath79: gmac: add parsers for rxd(v)- and tx(d|en)-delay for
|
|
|
|
ath79: gmac: add parsers for rxd(v)- and tx(d|en)-delay for AR9344
|
|
|
|
Signed-off-by: Christian Lamparter <chunkeey@gmail.com>
|
|
|
|
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
|
|
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
|
|
@@ -1233,6 +1233,10 @@
|
|
#define AR934X_ETH_CFG_RDV_DELAY BIT(16)
|
|
#define AR934X_ETH_CFG_RDV_DELAY_MASK 0x3
|
|
#define AR934X_ETH_CFG_RDV_DELAY_SHIFT 16
|
|
+#define AR934X_ETH_CFG_TXD_DELAY_MASK 0x3
|
|
+#define AR934X_ETH_CFG_TXD_DELAY_SHIFT 18
|
|
+#define AR934X_ETH_CFG_TXE_DELAY_MASK 0x3
|
|
+#define AR934X_ETH_CFG_TXE_DELAY_SHIFT 20
|
|
|
|
/*
|
|
* QCA953X GMAC Interface
|