40 lines
1.2 KiB
Diff
40 lines
1.2 KiB
Diff
From 0597d85859e48c4366862a6252479698590ae39c Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Tam=C3=A1s=20Sz=C5=B1cs?= <tszucs@protonmail.ch>
|
|
Date: Wed, 11 Oct 2023 19:14:56 +0000
|
|
Subject: [PATCH] arm64: dts: rockchip: Add missing sdmmc2 SDR rates to rock-3a
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Add missing UHS-I SDR rates to sdmmc2. Add explicit alias as mmc2 while at it.
|
|
It would be good to have matching timings enabled in case slower SDIO devices
|
|
are encountered.
|
|
|
|
Signed-off-by: Tamás Szűcs <tszucs@protonmail.ch>
|
|
Link: https://lore.kernel.org/r/20231011191448.58936-1-tszucs@protonmail.ch
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts | 4 ++++
|
|
1 file changed, 4 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
|
|
@@ -15,6 +15,7 @@
|
|
ethernet0 = &gmac1;
|
|
mmc0 = &sdhci;
|
|
mmc1 = &sdmmc0;
|
|
+ mmc2 = &sdmmc2;
|
|
};
|
|
|
|
chosen: chosen {
|
|
@@ -743,6 +744,9 @@
|
|
non-removable;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&sdmmc2m0_bus4 &sdmmc2m0_cmd &sdmmc2m0_clk>;
|
|
+ sd-uhs-sdr12;
|
|
+ sd-uhs-sdr25;
|
|
+ sd-uhs-sdr50;
|
|
sd-uhs-sdr104;
|
|
vmmc-supply = <&vcc3v3_sys>;
|
|
vqmmc-supply = <&vcc_1v8>;
|